


Logic ckt



(4-2 Encoder)

\Rightarrow By using Encoder, Design Octal-to-Binary Encoder?

I/P


O/P

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$X = \sum 4, 5, 6, 7$$


$$Y = \sum 2, 3, 6, 7$$

$$Z = \sum 1, 3, 5, 7$$



DeMultiplexer :-


A demultiplexer (DMux) basically reverses the multiplexing function. It takes data from one line and distributes them to a given number of output line.




The simple type of DeMultiplexer is $(1-2)$ line DeMux and the number of select line is n .

In general, there are $(1-2^n)$ line DMux, and the number of select lines is n .

\Rightarrow Design (1-2) DeMux circuit?



Logic circuit:



\Rightarrow Design (2-4) DeMux circuit?



		A	i/p		C	D
C_1	C_2	D	0	0	0	0
0	0	D	0	0	0	0
0	1	0	D	0	0	0
1	0	0	0	D	0	0
1	1	0	0	0	0	D

$$A = D(C_1 \bar{C}_2)$$


$$B = D(\bar{C}_1 \bar{C}_2)$$

$$C = D(C_1 C_2)$$

$$D = D(C_1 \bar{C}_2)$$




Ex) Design (4-1) Mux and (1-4) line Demux circuit?




Read only Memory (RoM):—

which is a device that includes both the (decoder) and (OR) gates with in a single IC package.



It is a memory (or storage) device in which a fixed set of binary information stored, there is n input lines and m output lines.




(Block Diagram & RoM)

Ex) Design a combinational circuit using a ROM. The circuit accepts 3 bit number and generates output binary number equal to the square of the input number?

Sol)

I/P $A_2 A_1 A_0$	O/P $B_5 B_4 B_3 B_2 B_1 B_0$						Decimal
0 0 0	0	0	0	0	0	0	0
0 0 1	0	0	0	0	0	1	1
0 1 0	0	0	0	1	0	0	4
0 1 1	0	0	1	0	0	1	9
1 0 0	0	1	0	0	0	0	16
1 0 1	0	1	1	0	0	1	25
1 1 0	1	0	0	1	0	0	36
1 1 1	1	1	0	0	1	1	49

(Block Diagram)
of ROM



ROM truth table

$A_2 A_1 A_0$	F_1	F_2	F_3	F_4
0 0 0	0	0	0	0
0 0 1	0	0	0	0
0 1 0	0	0	0	1
0 1 1	0	0	1	0
1 0 0	0	1	0	0
1 0 1	0	1	1	0
1 1 0	1	0	0	1
1 1 1	1	1	0	0

* This truth table
for ROM, from this
T-T, we can Design
the internal circuit for
the ROM. (H.W))

Types of ROMs:-

The ROM may be programmed in two different ways.

Firsts— Is called mask programming and is done by the manufacturer during the last fabrication process of the unit and called ROM.

Second:- (PROM)

where PROM units contain all 0's (or all 1's) in every bit of the stored words. The links in the PROM are broken by application of current pulses through the output terminals. A broken link defines a binary and unbroken defines another state and this type is irreversible.

Third:-

Is called EPROM which can change in a special ultraviolet light for a given period of time.


The ROM is can be viewed or interpreted in two different ways:-

- 1) The first as function implementer.
- 2) The second as storage device.

Programmable Logic Array (PLA) :-

This device, we use it to reduce the logic ckt's that we use to design more than functions, by matching between the terms for each function as follow:-

Block Diagram:-



(PLA Block Diagram)

Ex) Implement the truth table using PLA ?

A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

\bar{A}	\bar{B}	\bar{C}	00	01	11	10
\bar{A}	0	1	3	2		
A	4	5	7	6		

$$F_1 = AB + AC$$

\bar{A}	\bar{B}	\bar{C}	00	01	11	10
\bar{A}	0	1				
A	4	5	7	6		

$$F_2 = BC + AC$$

$$F_1 = A\bar{B} + AC$$

$$\bar{F}_1 = \overline{A\bar{B} + AC}$$

$$= (\bar{A} + B)(\bar{A} + \bar{C})$$

$$= \bar{A} + \bar{A}\bar{C} + \bar{A}B + BC$$

$$= \bar{A} + B\bar{C}$$

$$F_2 = AC + BC$$

$$\bar{F}_2 = \overline{AC + BC}$$

$$= (\bar{A} + \bar{C}) \cdot (\bar{B} + \bar{C})$$

$$= \bar{A}\bar{B} + \bar{C}$$

	$\bar{B}C$	00	01	11	10
A	0	1			2
\bar{A}	4				
A	5		7		6

$$\bar{F}_2 = \bar{C} + \bar{A}\bar{B}$$

	B	00	01	11	10
A	0	1	3	2	
\bar{A}	4	1	7	6	
A	5	5	7		6

$$\bar{F}_1 = \bar{A} + B\bar{C}$$

Hence - * $F_1 = A\bar{B} + (\bar{A}C)$

$$\bar{F}_1 = \bar{A} + B\bar{C}$$


* $F_2 = (\bar{A}C) + BC$

$$\bar{F}_2 = \bar{A}\bar{B} + \bar{C}$$

We choose F_1 & F_2

Product term	Inputs			Outputs	
	A	B	C	F_1	F_2
AB^-	1	0	-	1	-
AC	1	-	1	1	1
BC	-	1	1	-	1
				T	T

The Logic cct :-



"Logic cct"

\Rightarrow A combinational circuit is defined by the functions

$$F_1(A, B, C) = \sum (3, 5, 6, 7)$$

$$F_2(A, B, C) = \sum (0, 2, 4, 7)$$

Implement the circuit with a PLA having three inputs, four product term and two outputs?

SOL[~])

A	B	C	F_1	F_2
0	0	0	0	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

	00	01	11	10
A	0	1	2	
\bar{A}	0	1	2	
A	4	5	7	6

	00	01	11	10
A	0	1	3	2
\bar{A}	0	1	3	2
A	4	5	7	6

$$F_1 = AC + AB + BC$$

	00	01	11	10
A	0	1	3	2
\bar{A}	0	1	3	2
A	4	5	7	6

$$\bar{F}_1 = \bar{B}\bar{C} + \bar{A}\bar{C} + \bar{A}\bar{B}$$

	00	01	11	10
A	0	1	3	2
\bar{A}	0	1	3	2
A	4	5	7	6

$$F_2 = \bar{B}\bar{C} + \bar{A}\bar{C} + ABC$$

$$\bar{F}_2 = \bar{B}C + \bar{A}C + ABC$$

Hence:-

$$F_1 = AC + AB + BC$$

$$F_1' = \bar{B}\bar{C} + \bar{A}\bar{C} + \bar{A}\bar{B}$$

$$F_2 = \bar{B}C + \bar{A}C + ABC$$

$$\bar{F}_2' = \bar{B}C + \bar{A}C + ABC$$

We choose F_1' & F_2 :-

PLA program table:-

product term	Input >			outputs	
	A	B	C	F_1	F_2
1 $\bar{B}\bar{C}$	-	0	0	1	1
2 $\bar{A}\bar{C}$	0	-	0	1	1
3 $\bar{A}\bar{B}$	0	0	-	1	-
4 ABC	1	1	1	-	1
				C	T