


Logic cd



(4-2 Encoder)


Ex) By using Encoder, Design Octal-to-Binary Encoder?
I/P O/P

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$X = \sum 4, 5, 6, 7$$

$$Y = \sum 2, 3, 6, 7$$


$$Z = \sum 1, 3, 5, 7$$



(Octal-to-Binary encoder)

DeMultiplexer :-

A demultiplexer (DMUX) basically reverses the multiplexing function. It takes data from one line and distributes them to a given number of output lines.




The simple type of Demultiplexer is $(1-2^n)$ line DeMux and the number of select lines is n .

In general, there are $(1-2^n)$ line DMUX, and the number of select lines is n .


Ex) Design (1-2) DeMux circuit?

i/p C	o/p A B	
0	D	0
1	0	D



$A = \bar{C}D$

$B = CD$





Logic eqn: ---


Ex) Design (2-4) DeMux circuit?

i/p C ₁ C ₂		o/p A B C D			
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

$A = D(\bar{C}_1 \bar{C}_2)$
 $B = D(\bar{C}_1 C_2)$
 $C = D(C_1 \bar{C}_2)$
 $D = D(C_1 C_2)$




Ex) Design (4-1) Mux and (1-4) line DeMux circuit?




Read only Memory (ROM):—

which is a device that includes both the (decoder) and (OR) gates with in a single IC package.



It is a memory (or storage) device in which a fixed set of binary information stored, there is n input lines and m output lines.




(Block Diagram of ROM)

Ex) Design a combinational circuit using a ROM. The ckt accept 3 bit number and generates output binary number equal to the square of the input number?

SOLⁿ)

I/P			O/P						Decimal
A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49

(Block Diagram of ROM)



ROM truth table

A ₂	A ₁	A ₀	F ₁	F ₂	F ₃	F ₄
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

* This truth table for ROM, from this T.T, we can design the internal ckt for the ROM. ((H.W))

Types of ROMs:-

The ROM may be programmed in two different ways.

First:- Is called mask programming and is done by the manufacturer during the last fabrication process of the unit and called ROM.

Second:- (PROM)

Where PROM units contain all 0's (or all 1's) in every bit of the stored words. The links in the PROM are broken by application of current pulses through the output terminals. A broken link defines a binary and unbroken defines another state and this type is irreversible.

Third:-

Is called EPROM which can change in a special ultraviolet light for a given period of time.


The ROM is can be viewed or interpreted in two different ways:-

- 1) The first as function implementer.
- 2) The second as storage device.

Programmable Logic Array (PLA) :-

This device, we use it to reduce the logic cct's that we use to design more than functions, by matching between the terms for each function as follow:-

Block Diagram:-



(PLA Block Diagram)

Ex) Implement the truth table using PLA ?

A	B	C	F ₁	F ₂
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

	Bc	00	01	11	10
A					
\bar{A}		0	1	3	2
A		4	5	7	6

$F_1 = AB + AC$

	Bc	00	01	11	10
A					
\bar{A}		0	1	3	2
A		4	5	7	6

$F_2 = Bc + Ac$

$$F_1 = A\bar{B} + AC$$

$$F_1 = \overline{A\bar{B} + AC}$$

$$= (\bar{A} + B)(\bar{A} + \bar{C})$$

$$= \bar{A} + \bar{A}\bar{C} + \bar{A}B + B\bar{C}$$

$$= \bar{A} + B\bar{C}$$

$$F_2 = AC + BC$$

$$F_2 = \overline{AC + BC}$$

$$= (\bar{A} + \bar{C}) \cdot (\bar{B} + \bar{C})$$

$$= \bar{A}\bar{B} + \bar{C}$$

Hence:-

$$* F_1 = A\bar{B} + AC$$

$$F_1 = \bar{A} + B\bar{C}$$

$$* F_2 = AC + BC$$

$$F_2 = \bar{A}\bar{B} + \bar{C}$$

we choose F_1 & F_2

	Bc	00	01	11	10
A	\bar{A}	0	1	3	2
A	A	4	5	7	6

$$F_2 = \bar{C} + \bar{A}\bar{B}$$

	B	00	01	11	10
A	\bar{A}	0	1	3	2
A	A	4	5	7	6

$$F_1 = \bar{A} + B\bar{C}$$

product term

Inputs

outputs

AB

A B C

F_1 F_2

AC

1 0 -

1 -

BC


1 - 1
- 1 1

1 1

- 1

T T

The Logic cct :-



« Logic cct »

Ex) A combinational circuit is defined by the functions

$$F_1(A, B, C) = \sum (3, 5, 6, 7)$$

$$F_2(A, B, C) = \sum (0, 2, 4, 7)$$

Implement the circuit with a PLA having three inputs, four product terms and two outputs?

SOL)

A	B	C	F ₁	F ₂
0	0	0	0	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

	Bc	00	01	11	10
A	\bar{A}	0	1	1	2
A	A	4	5	7	6

$$F_1 = AC + AB + BC$$

	Bc	00	01	11	10
A	\bar{A}	1	3	2	
A	A	4	5	7	6

$$F_2 = \bar{B}\bar{C} + \bar{A}\bar{C} + ABC$$

	Bc	00	01	11	10
A	\bar{A}	0	3	2	
A	A	4	5	7	6

$$\bar{F}_1 = \bar{B}\bar{C} + \bar{A}\bar{C} + \bar{A}\bar{B}$$

	Bc	00	01	11	10
A	\bar{A}	1	3	2	
A	A	4	5	7	6

$$F_2 = \bar{B}C + \bar{A}C + ABC$$

Hence:-

$$F_1 = AC + AB + BC$$

$$F_1 = \bar{B}\bar{C} + \bar{A}\bar{C} + \bar{A}\bar{B}$$

$$F_2 = \bar{B}C + \bar{A}C + ABC$$

$$F_2 = \bar{B}C + \bar{A}C + ABC$$

We choose F_1 & F_2 :-

PLA program table:-

product term	Inputs			outputs	
	A	B	C	F_1	F_2
1 $\bar{B}\bar{C}$	-	0	0	1	1
2 $\bar{A}\bar{C}$	0	-	0	1	1
3 $\bar{A}\bar{B}$	0	0	-	1	-
4 ABC	1	1	1	-	1
				C	T